Adaptive Replacement Cache (Arc) and Clock with Adaptive Replacement (Car) are stateof-the-art "adaptive" cache replacement algorthms invented to improve on the shortcomings of classical cache replacement policies such as Lru and Clock. Both Arc and Car have been shown to outperform their classical and popular counterparts in practice. However, for over a decade, no theoretical proof of the competitiveness of Arc and Car is known. We prove that for a cache of size N , (a) Arc is 4N -competitive, and (b) Car is 21N -competitive, thus proving that no "pathological" worst-case request sequence exists that could make them perform much worse than Lru.
Introduction
In a review by Irani and Karlin (see [5] , Chapter 13), they state that although online problems are pervasive, the cache replacement problem (they refer to it as the "paging problem" in a two-level store) is the most fundamental and practically important online problem in computer science. Megiddo and Modha [12] call caching a "fundamental metaphor in modern computing".
In a seminal paper, Sleator and Tarjan [14] introduced the concept of competitive analysis to analyze the performance of online algorithms by comparing them against the performance of an optimal offline algorithm (Opt). They used their model to analyze online algorithms such as cache replacement algorithms, proving two important results in the process. First, they showed that under the "demand paging" model (no prefetching), no online algorithm for cache replacement could achieve a competitiveness ratio less than N , where N is the size of the cache. Second, they showed that the Least Recently Used (Lru) cache replacement scheme has a competitiveness ratio of N , suggesting that under this measure, Lru is optimal. These results are significant. However, we note an important, but subtle point that highlights the difference between theory and practice. Sleator and Tarjan's techniques analyze online algorithms in terms of their worst-case behavior (i.e., over all possible inputs), which means that other algorithms with poorer competitiveness ratios could perform better in practice. Another way to state this is that the results assume an oblivious adversary who designs the inputs for the online algorithms in a way that make them perform as poorly as possible. The upper bound on performance ratio merely guarantees that no surprises are in store, i.e., there is no input designed by an adversary that can make the algorithm perform poorly.
The Lru algorithm was considered the most optimal page replacemement policy for a long time, but it had the drawback of not being "scan-resistant", i.e., items used only once could pollute the cache and diminish its performance. Furthermore, Lru is difficult to implement efficiently, since moving an accessed item to the front of the queue is an expensive operation, first requiring locating the item, and then requiring data moves that could lead to unacceptable cache contention if it is to be implemented consistently and correctly. The Clock algorithm was invented by Frank Corbató in 1968 as an efficient one-bit approximation to Lruwith minimum overhead [3] and continues to be used in MVS, Unix, Linux, and Windows operating systems [4] . Like Lru, Clock is also not scanresistant becasue it puts too much emphasis on "recency" of access and pays no attention to "frequency" of access. So there are sequences in which many other algorithms can have significantly less cost than the theoretically optimal Lru. Since then, many other cache replacement strategies have been developed and have been showed to be better than Lru in practice. These are discussed below in Section 2.
An important development in this area was the invention of adaptive algorithms. While regular "online" algorithms are usually designed to respond to input requests in an optimal manner, these self-tuning algorithms are capable of adapting to changes in the request sequence caused by changes in the workloads. It adapts to increase or decrease in the number of items that have been accessed more than once. Modha and Megiddo [11] developed a self-tuning algorithm called Adaptive Replacement Strategy (Arc), a hybrid of Lfu and Lru. Soon afterwards, another algorithm called Car was also developed. Car is a hybrid of Lfu and Clock [2] . It had the adaptive flavor of Arc, but was more efficient. Experiments show that Arc and Car outperform Lru and Clock for many benchmark data sets [2] . Versions of Arc have been deployed in commercial systems such as the IBM DS6000/DS8000, Sun Microsystems's ZFS, and in PostgreSQL.
Unfortunately, no theoretical analysis of the various adaptive algorithms exists in the literature. The main open question that remained unanswered was whether or not there exists some "pathological" request sequence that could force Arc or Car to perform poorly.
We settle this open question by showing that Arc is 4N -competitive and Car is 21N -competitive, thus proving that under Sleator and Tarjan's theoretical model, their worstcase behavior is asymptotically optimal, and therefore not much worse than the theoretically optimal Lru. The main challenge in solving these problems is that of carefully designing the potential function for the analysis.
After providing relevant background on cache replacement algorithms in Section 2, we discuss the competitive analysis of Arc in Section 3 and the competitive analyses of Clock and Car in Section 4. Concluding remarks can be found in Section 5.
Previous Work on Cache Replacement Strategies
In practice, since Lru evicts the least recently used entry, it tends to perform well when there are many items that are requested more than once in a relatively short period of time, and perfomrs poorly on "scans". Clock implements a circular buffer for the entries, and its replacement strategy involves cycling through the pages in that buffer, treating it like a clock. Instead of the time of reference as in Lru, Clock maintains a reference bit for each item. If an entry is requested, the reference bit is set. Each entry is considered for eviction when the clock hand points to it. It is evicted only if its reference bit is not set, else the reference bit is reset and the clock moves on to the next entry. The DuelingClock algorithm [6] is like Clock but keeps the clock hand at the newest page rather than the oldest one, which allows it to be scan-resistant. More recent algorithms try to improve over Lru by implementating multiple cache levels and leveraging history. In [13] the Lru-K algorithm was introduced. Briefly, the Lru-K algorithm estimates interarrival times from observed requests, and favors retaining pages with shorter interarrival times. Experiments have shown Lru-2 performs better than Lru, and that Lru-K does not show increase in performance over Lru-2 [13] , but has a higher implementation overhead. It was also argued that Lru-K is optimal under the independence reference model (IRM) among all algorithms A that have limited knowledge of the K most recent references to a page and no knowledge of the future [13] .
In essence, the Lru-K algorithm tries to efficiently approximate Least Frequently Used (Lfu) cache replacement algorithm. As K becomes larger, it gets closer and closer to Lfu. It has been argued that Lfu cannot adapt well to changing workloads because it may replace currently "hot" blocks instead of "cold" blocks that had been "hot" in the past. Lfu is implemented as a heap and takes O(log N ) time per request.
Another cache replacement algorithm is Lirs [8] . The Lirs algorithm evicts the page with the largest IRR (inter-reference recency). It attempts to keep a small (≈ 1%) portion of the cache for HIR (high inter-reference) pages, and a large (≈ 99%) portion of the cache for LIR (low inter-reference) pages. The Clock-Pro algorithm approximates Lirs efficienctly using Clock [7] . The 2q [9] algorithm is scan-resistant. It keeps a FIFO buffer A 1 of pages that have been accessed once and a main Lru buffer A m of pages accessed more than once. 2q admits only hot pages to the main buffer. The buffer A 1 is divided into a main component that keeps the pages in A 1 that still reside in cache, and a history component that remembers pages that have been evicted after one access. The relatvei sizes of the main and history components are tunable parameters. 2q has time complexity of O (1) . Another algorithm that tries to bridge the gap between recency and frequency is Lrfu [10] . This is a hybrid of Lru and Lfu and is adaptive to changes in workload. The time complexity ranges from O(1) for Lru to O(log n) for Lfu.
3
Analyzing ARC
To facilitate our discussion, we briefly describe the Arc algorithm. As mentioned before, it is combines ideas of recency and frequency. Arc's cache is organized into a "main" part (of size N ) and a "history" part (of size N ). The main part is further divided into two lists, T 1 and T 2 , both sorted by "recency". T 1 focuses on "recency" because it contains pages with short-term utility. Consequently, when an item is accessed for the first time from the disk, it is brought into T 1 . Items "graduate" to T 2 when they are accessed more than once. Thus, T 2 deals with "frequency" and stores items with long-term utility. Additionally, Arc maintains a history of N more items, consisting of B 1 , i.e., items that have been recently deleted from T 1 , and B 2 , i.e., items that have been recently deleted from T 2 . History lists are also organized in the order of recency of access. The unique feature of Arc is its self-tuning capability, which makes it scan-resistant. Based on a self-tuning parameter, p, the size of T 1 may grow or shrink relative to the size of T 2 . The details of the algorithm are fairly complex and non-intuitive. Detailed pseudocode for Arc ( Figure 4 from [11] ) is provided in the Appendix for convenience.
It must be noted that we make one minor change in the Arc algorithm as presented by Megiddo and Modha. In the original algorithm, when an item is missing from the cache, but is found in the history, then the adaptive parameter p increases or decreases depending on whether it was found in B 1 or B 2 . The change is assumed to be by a quantity δ, given by + max{|B 2 |/|B 1 |, 1} or − max{|B 1 |/|B 2 |, 1}. For our analysis, we replace the change by the quantities +1 and −1 respectively. At this point, it is unclear if our analysis extends to the original
Definitions and Notation
We start with some notation and definitions. If X is the set of pages in a cache, then let M RU (X) and LRU (X) be the most recently and least recently used pages from X. Let M RU k (X) and LRU k (X) be the k most recently and k least recently used pages from X.
Let lists L 1 (and L 2 ) be the lists obtained by concatenating lists T 1 and B 1 (T 2 and B 2 , resp.). We let 1 ,
In what follows, we will assume that the two algorithms Opt and Arc are run in parallel, each maintaining their own caches as per their own replacement policies. At any instant of time during the parallel simulation of Opt and Arc, and for any list X, we let M RU k (X) be denoted by T OP (X), where k is the largest integer such that all pages of M RU k (X) are also in the cache maintained by OPT. We let
respectively, with sizes 1 , 2 , t 1 , t 2 , respectively. We let b 1 and b 2 denote the sizes of the
For all our proofs, we assume that algorithm X being analyzed is provided an arbitrary request sequence σ = σ 1 , σ 2 , . . . , σ m . Following the strategy outlined by Albers [1] , we partition σ into phases P (0), P (1), . . . , such that X has exactly N faults on P (i), for every i ≥ 0. Also, let the subsequence of the request sequence σ in phase P (i) be σ(i).
Analyzing the Competitiveness of ARC
Let C arc and C opt be the costs incurred by the algorithms Arc and Opt. Below, we prove the competitiveness of Arc. In any given phase P (i), if the faults are to N distinct pages, and if it is different from the last fault prior to the start of phase P (i), then Opt is guaranteed to have a fault, allowing for the competitiveness of Arc to be easily proved. However, since this is not guaranteed, a more complicated proof is warranted.
We define the potential function as follows:
The main result of this section is the following theorem:
We will prove the above theorem by proving the following inequality for any phase P (i), i ≥ 0. Note that ∆X represents the change in quantity X.
Summing up the above inequality for all requests in all phases would prove the theorem. We first state an observation about phase P (0) as a lemma.
Lemma 2. At the end of phase P (0), Arc's cache is "full", i.e., t = N . The cache remains full from that point onward.
Proof. Note that in phase P (0), the request sequence σ(0) requests N distinct pages. At the end of phase P (0), the cache maintained by Arc is full, i.e., t = N . Since evictions only happen when Arc has a miss, its cache will remain full from this point onward.
In phase P (0), if Arc and Opt start with the same cache contents, then the first time Arc faults in this phase, so will Opt, thereby guaranteeing that Opt faults at least once during this phase. Since Arc faults exactly N times during this phase, inequality 2 holds for phase P (0).
To analyze phase P (i), i > 0, we will prove that for every individual request, σ j ∈ σ(i):
Summing up the above inequality for all requests, σ j ∈ σ(i) will prove inequality (2) for phase P (i). We assume that request σ j is processed in two distinct steps: first when Opt services the page request and, next when Arc services the request. We will show that inequality (3) is satisfied for each of the two steps.
Step 1: Opt serves request σ j .
Since only Opt acts in this step, C ARC = 0, and t does not change. There are two possible cases: either Opt faults on σ j or it does not.
If Opt does not fault on this request, then C OP T = 0. Since the contents of the cache maintained by Opt does not change, and neither do the quantities b 1 , b 2 , t 1 , t 2 , we have ∆Φ = 0, and
If Opt faults on request σ(i), then C OP T = 1. The contents of the cache maintained by Opt does change, which will affect the potential function. Since 0 ≤ b 1 + t 1 + b 2 + t 2 ≤ N , the quantity b 1 +2t 1 +3b 2 +4t 2 cannot change by more than 4N . Thus, C arc (σ j )+∆Φ ≤ 4N , proving inequality (3).
Step 2: Arc serves request σ j .
There are four possible cases. Case 1 deals with the case when Arc finds the page in its cache. The other three cases assume that Arc faults on this request beause the item is not in T 1 ∪ T 2 . Cases 2 and 3 assume that the missing page is found recorded in the history in lists B 1 and B 2 , respectively. Case 4 assumes that the missing page is not recorded in history.
Case I: Arc has a page hit. Clearly, C arc = 0. We consider several subcases. In each case, the requested page will be moved to M RU (T 2 ) while shifting other pages in T 2 down. Case I.1 If the requested page is in T 1 , the move of this page from T 1 to T 2 implies ∆t 1 = −1; ∆t 2 = +1 and ∆Φ = −(2 · ∆t 1 + 4 · ∆t 2 ) = −2. Case I.2 If the requested page is in T 2 , the move of this page to M RU (T 2 ) does not change the set of items in T 2 . Thus, ∆t 1 = ∆t 2 = 0 and ∆Φ = 0. Case I. 3 If the requested page is in T 1 − T 1 , it is similar to the case when the requested page is in T 1 , except that it could cause t 1 and b 1 to increase by a large amount. This could occur if the requested item was immediately following T 1 and its move caused items below it to become part of T 1 . Thus we have, ∆t 2 = +1 and ∆t 1 ,
≤ −4 Case I. 4 If the requested page is in T 2 − T 2 , it is similar to the case when the requested page is in T 2 , except that it could cause t 2 and b 2 to increase by a large amount. Thus we have, ∆b 2 ≥ 0 and ∆t 2 ≥ 1. Finally, ∆Φ ≤ −(3∆b 2 + 4∆t 2 )
≤ −4
Next we will analyze the three cases when the requested page is not in Arc's cache. Since C arc = 1, the change in potential must be at most -1 in order for inequality (3) to be satisfied. We make the following useful observations in the form of lemmas. Proof. Since Opt has just finished serving the request, the page is present in the cache maintained by Opt just before Arc starts to serve the request. If Arc has a miss, there is at least one page in the cache maintained by Opt that is not present in the cache maintained by Arc, implying that l < N . By definition, = 1 + 2 = t 1 + t 2 + b 1 + b 2 . Thus, the lemma holds. Proof. Procedure REPLACE is only called when Arc has a page miss. Clearly, it causes an element to be moved from T 1 to B 1 or from T 2 to B 2 . If that element is in T 1 or T 2 , then either T 1 = T 1 or T 2 = T 2 and the moved element becomes part of B 1 or B 2 . Thus, the potential change is +1. If that element is in T 1 − T 1 (T 2 − T 2 , resp.), then B 1 (B 2 , resp.) was empty before the move and remains empty after the move. Hence, there is no change in potential.
Lemma 5. After phase P (0), every eviction is the result of an Arc miss and involves either LRU
Proof. By Lemma 2, we know that at the end of phase P (0), the cache maintained by Arc is full, i.e., t = t 1 + t 2 = N . Every miss after that involves moving an item from T 1 to B 1 or from T 2 to B 2 , followed by a possible eviction from either L 1 or L 2 . The proof is by contradiction. Assume that a page is evicted from either
First, assume that the evicted page is from L 1 ∩ L 1 . The only time when Arc will remove a page from L 1 is when 1 = 1 = N (Case IV A from the Arc algorithm). By Lemma 3, this is impossible since when Arc has a miss, 1 < N .
Next, assume that the evicted page is from L 2 ∩L 2 , implying that 2 = 2 . The only time when Arc will remove a page from L 2 is when l 1 < N (case IV B from Arc algorithm), implying that that l 2 = l 2 ≥ N + 1, which is impossible since Opt can have at most N items.
Lemma 6. After phase P (0), if T 1 = T 1 then a page in T 2 will not be moved to B 2 . Similarly, if T 2 = T 2 then a page from T 1 will not be moved to B 1 .
Proof.
In an attempt to prove by contradiction, let us assume that T 1 = T 1 and T 2 = T 2 are simultaneously true and Arc has a miss. By Lemma 2, the cache maintained by Arc is full after phase P (0). Thus, we have t = t 1 + t 2 = N = t 1 + t 2 , which is impossible by Lemma 3.
Thus, on an Arc miss, if
Case II: Arc has a miss and the missing page is in B 1 Note that in this case the value of p will change by +1, unless its value equals N , in which case it has no change. Thus ∆p ≤ 1.
If the missing item is in B 1 , then ∆b 1 = −1 and ∆t 2 = +1. Adding the change due to REPLACE, we get
If the missing item is in B 1 − B 1 , then, as argued before, b 1 could increase by a large amount if this item immediately follows items in B 1 and is also followed by items in Opt. Thus, we have ∆t 2 = 1 and ∆b 1 ≥ 0. Thus, we have
Case III: Arc has a miss and the missing page is in B 2 . Note that in this case the value of p will change by -1, if its value was positive, otherwise it has no change. Thus ∆p ≤ 0.
If the requested item is in B 2 , then ∆t 2 = 1, and ∆b 2 = −1. Thus, we have
But this is not good enough since we need the potential change to be at most -1. When ∆p = −1, then we get the required inequality ∆Φ ≤ −1. Clealry, the difficulty is when ∆p = 0. Since the missing item is from b 2 , it implies that B 2 is non-empty and T 2 = T 2 . By Lemma 6 above, since the cache is full (i.e., t 1 + t 2 = N ), there must be at least one item in T 1 − T 1 , which means that means that t 1 > 0. As per the algorithm, since T 1 is non-empty and p = 0, we are guaranteed to replace LRU (T 1 ), and not an element from T 1 . Therefore, REPLACE will leave t 1 and b 1 unchanged, impying that ∆Φ R = 0. Thus, we have
If the requested item is from B 2 − B 2 , then ∆t 2 ≥ 1, and ∆b 2 ≥ 0. Thus, we have
Case IV: Arc has a miss and the missing page is not in B 1 ∪ B 2 We consider two cases. First, when 1 = N , Arc will evict the LRU (L 1 ). Since by Lemma 3, 1 < N , we know that for this case, b 1 remains 0 and ∆t 1 = +1. Thus, we have
On the other hand, if 1 < N , then Arc will evict the LRU (L 2 ). Again, if the cache is full (i.e., t 1 + t 2 = N and 1 + 2 = 2N ), then we know that 2 > N , which means that 
Wrapping up the proof of Theorem 1
Tying it all up, we have shown that inequality (3) holds for every request in the phase P (i), i ≥ 0, proving that inequality (2) holds for every phase. We showed at the start that inequality (2) also holds for phase P (0). Putting it all together, we have that
If we assume that the caches started empty, then the initial potential is 0, while the final potential can be at most 4N . Thus, we have
thus proving Theorem 1.
Analyzing CAR
As mentioned earlier, Clock with Adaptive Replacement (Car) algorithm is a modification of the Clock algorithm and is inspired by the Arc algorithm. We start with a quick description of the Clock algorithm.
Clock was designed as a low-cost variant of Lru, requiring only one bit per item and one pointer to implement. Clock's cache is organized as a single "circular" list. The algorithm maintains a pointer to the "head" of the list. The item immediately counterclockwise to it is the "tail" of the list. Each item is associated with a "mark" bit. Some of the pages in the cache are marked, and the rest are unmarked. When a page hit occurs that page is marked. The contents of the cache remain unchanged. When a page miss occurs, in order to make room for the requested page, the head page is evicted if the page is unmarked. If the head page is marked, the page is unmarked and the head is moved forward clockwise. After a page has been evicted, the requested page is unmarked and placed at the tail of the list.
Inspired by Arc, Car's cache is organized into two main lists, T 1 and T 2 , and two history lists, B 1 and B 2 . Inspired by Clock, both T 1 and T 2 are organized as "circular" lists, with each item associated with a mark bit. The history lists, B 1 and B 2 are maintained as simple FIFO lists. We let t 1 , t 2 , b 1 , b 2 denote the sizes of T 1 , T 2 , B 1 , B 2 , respectively. Also, let t := t 1 + t 2 . Let lists L 1 (and L 2 , reps.) be the list obtained by concatenating list B 1 to the tail of T 1 (concatenating B 2 to the tail of T 2 , resp.), with sizes 1 (and 2 , resp.). We let T The following 7 invariants are maintained by Car for the lists:
Once the cache is full, it remains full from that point onwards.
Car maintains an adaptive parameter p, which it uses as a target for t 1 , the size of list T 1 . Consequently, N − p is the target for t 2 . Using this guiding principle, it decides whether to evict an item from T 1 or T 2 in the event that a miss requires one of the pages to be replaced. The replacement policy can be summairzed into two main points: (a) If the number of items in T 1 (barring the marked items at the head of the list) exceeds the target size, p, then remove a page from T 1 , else remove a page from T 2 or remove one of the marked pages at the head of the list; and (b) If 1 = t 1 + b 1 = N , then remove a history page from B 1 , else remove a history page from B 2 . Since the details of the algorithm are complex, the actual pseudocode is provided (Figure 2 from [2] ) in the Appendix.
Analyzing the Competitiveness of CLOCK
Before proving the competitiveness of Car, since the algorithm relies on the simpler Clock algorithm, we first prove the competitiveness of Clock. We are not aware of the existence of a formal proof of competitiveness of Clock. Our result is formulated as the following theoreim: Following the proof for Arc, let C clock and C opt be the costs incurred by the algorithms Clock and Opt, and let σ = σ 1 , σ 2 , . . . , σ m be an arbitrary request sequence. As before, we partition σ into phases P (0), P (1), . . . , such that Clock has exactly N faults on P (i), for every i ≥ 0. Let the subsequence of the request sequence σ in phase P (i) be σ(i).
Let D be the set of pages that are in the cache maintained by Clock, but not in the cache maintained by Opt. We define the potential function as follows:
If both algorithms, Clock and Opt, start with the same cache contents, then phase P (0) is easily handled since Opt will fault at least once and Clock faults exactly N times, making Clock N -competitive in this phase.
In order to analyze phase P (i), i ≥ 0, we will prove that for every individual request, σ j ∈ σ(i):
Summing up the above inequality for all requests, σ j ∈ σ(i) will prove inequality (5).
As before, we assume that request σ j is processed in two distinct steps: first when Opt services the page request and, next when Clock services the request. We will show that inequality (5) is satisfied for each of the two steps.
When only Opt acts in this step, C clock = 0, and t does not change. If Opt does not fault on this request, then C OP T = 0. Since the contents of the cache maintained by Opt does not change, no pages get marked or unmarked, and the clock hand does not move. Thus, ∆Φ = 0.
If Opt faults on request σ j , then C OP T = 1. The contents of the cache maintained by Opt does change, which could affect the potential function. If a marked page in Opt gets evicted, since its R-value cannot exceed 2N , the potential will change by at most 2N . Thus, C arc (σ j ) + ∆Φ ≤ 2N , proving inequality (5).
Next we consider the steps when Clock services the request. If Clock has a hit, then there will be no change in potential since pages do not move around. If the requested page is marked by Clock, it does not change the potential either since the page is already in the cache maintained by Opt and is not considered for the potential function calculations Finally, we consider the case when Clock has a miss. Since there are N pages in the cache maintained by Clock, at least one of those pages is guaranteed to be not part of the cache maintained by Opt. The newly requested page will be moved to the tail position. All other pages will move down by at least one position (in which case their R-value decreases by 1) or will lose their marked status (in which case their R-value decreases by a large amount, going down from 2N to 1). Either way, the decrease in potential will pay for Clock's miss. This completes the proof of the theorem and the competitiveness analysis of the Clock algorithm.
Analyzing the Competitiveness of CAR
Next, we analyze the competitiveness of Car. The main result of this section is the following:
Proof. We introduce the following notation. Let q be any page in the request sequence. If q is in the cache maintained by Car, then it is in one of the lists T 1 , T 2 , B 1 , B 2 , and we define P [q] to be the position of q in that list. For T 1 and T 2 , position is counted from the tail of the list to the head of the list in the counterclockwise direction. For B 1 and B 2 , position is counted from the MRU to the LRU. Recall that T As before, we associate each page with a value R[q], which is defined as follows:
0, otherwise
Finally, we define the potential function as follows:
We prove Theorem 8 by proving the following inequality for any phase P (i), i ≥ 0.
Summing up the above inequality for all requests in all phases would prove the theorem.
The arguments for phase P (0) are identical to that for Arcand are not reproduced here. In order to analyze phase P (i), i > 0, we will prove that for every individual request, σ j ∈ σ(i):
Summing up the above inequality for all requests, σ j ∈ σ(i) will prove inequality (7) for phase P (i). As before, we assume that request σ j is processed in two distinct steps: first when Opt services the page request and, next when Car services the request. We will show that inequality (8) is satisfied for each of the two steps.
Step 1: Opt serves request σ j . Since only Opt acts in this step, C CAR = 0, and t does not change. There are two possible cases: either Opt faults on σ j or it does not.
If Opt does not fault on this request, then it is easy to see that C OP T = 0 and ∆Φ = 0, thus satisfying inequality (8) .
If Opt faults on request σ(i), then C OP T = 1. The contents of the cache maintained by Opt changes, with at most one page q whose R[q] value changes. The maximal positive change will occur when the marked head page in T 2 is removed from Opt. Additionally, if |T 2 | + |B 2 | = 2N , then it could result in in a potential change of 18N . Since one element will be evicted from the cache maintained by Opt, |U | may change by at most 1. Thus, the potential function Φ may change by at most 18N + 3 ≤ 21N . C car (σ j ) + ∆Φ ≤ 21N , proving inequality (8).
Step 2: Car serves request σ j .
As with the proof for Arc, there are four cases. While the structure is the same, the details are different. Case 1 deals with the case when Car finds the page in its cache. The other three cases assume that Car faults on this request beause the item is not in T 1 ∪ T 2 . Cases 2 and 3 assume that the missing page is found recorded in the history in lists B 1 and B 2 , respectively. Case 4 assumes that the missing page is not recorded in history.
Case I: Car has a page hit. Clearly, the page was found in T 1 ∪ T 2 , and C car = 0. Neither the cache nor the history lists maintained by Car will change. Thus the contribution to |U | does not change. Since the page is not found in Car's history, ∆p = 0. Since Opt has aleady served the page, the page is in Opt's cache. Therefore, even if the page gets marked during this hit, its R-value does not contribute to the potential. Thus, ∆Φ = 0.
Next we will analyze the three cases when the requested page is not in Car's cache. Since C car = 1, the change in potential must be at most -1 in order for inequality (8) Proof. We examine the potential change based on the original location of the page(s) whose R-value changed. Case q ∈ B 1 This implies that page q or some page in B 1 that was more recently used (higher R-value) was either discarded or requested (and consequently moved out). The contribution from the R-values of the pages in B 1 can therefore only go down or remain the same. If the page moved to T 2 , then it was because it was accessed, but then it is already in Opt and therefore does not contribute. The argument is exactly the same as for the repvious case. In the event that the page itself is moved to T 2 it will lose its marked status which will cause a decrease in potential.
The other three cases are omitted since they are similar to the above three. As with Arc's analysis, we know that if Car has a miss there is at least one page in either T 1 or T 2 that is not part of Opt. We proceed with analyzing the changes in the other terms in the potential function.
Case II: Car has a miss and the missing page is in B 1 Note that in this case the value of p will change by at most +1, unless its value equals N , in which case it has no change. Thus ∆p ≤ 1. ∆R[q] will be a non-positive number. The reason why it is not guaranteed to be negative is because all the pages ordered above may be part of Opt and then REPLACE is called on T 1 . In this case R[q] will not change. ∆|T 1 | + |B 1 | is guaranteed to decrease by at least one. Car and Opt will still share the same pages.
If we assume that REPLACE is called on T 2 and R[q] doesn't then we could have
But this is not good enough since we need the potential change to be at most -1. When ∆p = −1, then we get the required inequality ∆Φ ≤ −1. Cleary, the difficulty is when ∆p = 0. Case IV: Car has a miss and the missing page is not in B 1 ∪ B 2 We consider three cases. First, when 1 = N , Car will evict the LRU (B 1 ). Since there are N pages in L 1 at least one of the pages must not be part of Opt. By lemma() we know that the potential will change by a negative amount. The last case that will be examined will have no discards from history. Since no pages are discarded there is no guarantee that R[q] will change. This also means that Car and Opt will have one more page in common. Thus, the equation is 
Conclusions
Adaptive algorithms are tremendously important in situations where inputs are infinite online sequences and no single optimal algorithm exists for all inputs. Thus, different portions of the input sequence require different algorithms to provide optimal responses. Consequnetly, it is incumbent upon the algorithm to sense changes in the nature of the input sequence and adapt to these changes. Unfortunately, these algorithms are harder to analyze. We present an analysis of an importnat adaptive algorithm called Arc and show that it is competitive. Move x to the top of T 2 . 3: else if (x is in B 1 ) then 4: Adaptation: Update p = min{p + max{1, |B 2 |/|B 1 |}, N }
5:
Replace()
6:
Move x to the top of T 2 and place it in cache. 7: else if (x is in B 2 ) then 8: Adaptation: Update: p = max{p − max{1, |B 1 |/|B 2 |}, 0}
9:
10:
Move x to the top of T 2 and place it in cache. 11: else cache and directory miss 12: if (|T 1 | + |B 1 | = N ) then 13: if (|T 1 | < N ) then 14: Discard LRU page in B 1 .
15:
16:
else 17:
Discard LRU page in T 1 and remove it from cache. Delete LRU page in T 1 (also remove it from cache); move it to MRU position in B 1 . 28: else
29:
Delete LRU page in T 2 (also remove it from cache); move it to MRU position in B 2 . 30: end if
